【狂人論壇】

 找回密碼
 註冊
搜索

瑞薩電子推出新32位元車用微控制器, 鎖定入門至中階等級...

[複製鏈接]

5231

主題

1萬

金錢

157

積分

不來恩

積分
157
brian 發表於 2015-5-16 16:54 | 顯示全部樓層 |閱讀模式

瑞薩電子推出新32位元車用微控制器
鎖定入門至中階等級汽車儀表總成應用
RH850/D1x系列已將儀表控制、圖形顯示及功能安全整合至單晶片上
2015年5月13日,台北訊-先進半導體解決方案之頂尖供應商瑞薩電子(TSE:6723)宣佈推出RH850/D1x系列儀表總成專用32位元車用微控制器(MCU),可提供易於存取的資訊以帶來更安全且豐富的駕駛體驗。
連網汽車從汽車網路、攝影機及多媒體系統產生許多資訊。此趨勢帶來強烈的需求,亦即以易懂且易讀的方式,將上述大量資訊傳送給駕駛者。隨著儀表總成開始廣泛使用圖像,彩色液晶螢幕也獲得大量採用以提高顯示能力與可讀性,在適當的時機提供適當的畫面以提升與駕駛者之間的溝通,並在畫面中結合各種儀表、圖像及抬頭顯示器。


瑞薩身為全球儀表總成MCU領導供應商,運用其車用半導體之專業經驗支援整體儀表總成系統,從結合入門至中階車款的儀表控制與液晶顯示幕,到高階豪華車款所需要的全圖形化功能。RH850/D1x系列針對入門與中階汽車系統進行設計,將儀表控制、圖形顯示與功能安全性整合至單晶片上,同時降低系統物料清單(BOM)成本與可擴充的開發產品,並協助以高可靠性的彩色液晶螢幕實現儀表總成系統。

263.jpg

RH850/D1x MCU的主要特色:
(1) 降低系統物料清單成本
RH850/D1x MCU整合大容量RAM (最高3.5MB)以及瑞薩新開發由「Renesas Graphics Library(瑞薩繪圖程式庫)」支援的高功能性繪圖引擎。有助於降低RAM的使用量,且無需外部高速DRAM即可實現高解析度液晶螢幕顯示器。另外,藉由免除上述外部高速DRAM,即可使用低成本的四層印刷電路板來設計系統。
(2) 可擴充的開發產品
透過結合常見的基本功能,包括儀表控制與車內網路功能,瑞薩推出7種群組共計22款產品,可提供多種圖形顯示與成本的選項。如此豐富的產品種類可提供更好的軟體再利用性以及可擴充的解決方案,為儀表總成系統建立通用的平台。上述可擴充的開發產品將縮短軟體開發期間,同時降低開發與維護成本。
(3) 智慧型開發
藉由整合高功能性繪圖引擎,RH850/D1x能夠在大型螢幕上顯示高精度的動畫,以滿足中階車款的需求,同時可實現優異的表現力以及抬頭顯示器的可視性。由於RH850/D1x繪圖引擎支援OpenVG 1.1標準,HMI開發工具支援API標準,因此可更進一步縮短開發期間。
(4) 支援抬頭顯示器
RH850/D1x MCU包含可依據汽車設計(例如擋風玻璃)而自動修正視訊輸出的功能。它可使輸出的視訊資料變形以符合任何形狀,而不會造成訊框延遲。如此即可在儀表總成中加入抬頭顯示器。
(5) 功能安全
為確保儀表總成系統的功能安全,RH850/D1x MCU具備偵測系統故障的功能以及監視功能,可隨時監視並確認重要資訊皆能正確通知,例如警告與檔位等,以確保安全。
供貨時程
RH850/D1x MCU現已開始供應樣品,預定2016年4月開始量產,預估至2018年4月產能可達每月4百萬顆(供貨時程如有變更,將不另行通知。)
關於新RH850/D1x系列MCU之主要規格,請參閱附件。
(Remarks)
All other registered trademarks or trademarks are the property of their respective owners.

關於瑞薩電子
瑞薩電子株式會社(TSE:6723)為全球第一的微控制器供應商,同時也是SoC系統晶片與各式類比及電源裝置等先進半導體解決方案的領導品牌之一。經由NEC電子(TSE:6723)與瑞薩科技的業務整合,瑞薩電子自2010年4月1日起正式營運,業務範圍則涵蓋了各種應用裝置的研發、設計與生產。總部位於日本的瑞薩電子,子公司遍及全球20個國家,如欲了解更多資訊,請造訪www.tw.renesas.com
【附件】
Product Specifications of the RH850/D1x Series of MCUs
RH850 D1M Key Features:
176-pin
R7F701404
R7F701424
R7F701405
R7F701425
272-pin
R7F701406
R7F701426
R7F701407
R7F701427
376-pin
R7F701408
R7F701428
R7F701410
R7F701430
484-pin
R7F701411
R7F701431
R7F701412
R7F701432
CPU
CPU System
RH850G3M
CPU Frequency
160 MHz
240 MHz
Memory Protection Unit (MPU)
Supported
Floating Point Unit (FPU)
Supported
Memory caches
Instruction cache
8 KB / 4-way associative
Non-CPU system memories
16 KB / 4-way associative
32 KB / 4-way associative
Memory
Code Flash
3.75 MB (R7F701404, R7F701424)
5 MB (R7F701405, R7F701425)
3.75 MB (R7F701406, R7F701426)
5 MB (R7F701407, R7F701427)
3.75 MB (R7F701408, R7F701428)
5 MB (R7F701410, R7F701430)
3.75 MB (R7F701411, R7F701431)
5 MB
(R7F701412, R7F701432)
Data Flash
64 KB
Local RAM
512 KB
Retention RAM
16 KB
Video RAM with Video RAM wrapper
1.55 MB
2 x 1.55 MB
External memory interfaces
SDRAM Interface
Bus width
-
32-bit
16-bit
32-bit
Mode
-
SDR-SDRAM (SDRA)
DDR2-SDRAM Interface (SDRB)
Max. clock
-
80 MHz
240 MHz
Serial Flash Memory Interface
Bus width
8-bit
Mode
SDR, DDR
Max. clock
SDR : 120 MHz, DDR : 80 MHz
DMA
16 channels
Operating clock
Main Oscillator
8 to 16 MHz
Low Speed Internal Oscillator
Typ. 240 kHz
High Speed Internal Oscillator
Typ. 8 MHz
Sub Oscillator
Typ. 32.768 kHz
Spread-spectrum PLL0
480 MHz
PLL1
Fixed to 480 MHz
PLL2
-
Max. 480 MHz
I/O port
126
126
159
199
A/D converter
16 channels, 12 bit resolution
20 channels, 12 bit resolution
Timer
16-bit Timer Array Unit B (TAUB)
3 units (16 channels / unit)
32-bit Timer Array Unit J (TAUJ)
1 unit (4 channels / unit)
Timer for Operating System (OSTM)
2 units (32-bit resolution, 1 channel / unit)
32-bit Always-On-Area Timer (AWOT)
1 unit (1 channel / unit)
Real Time Clock (RTCA)
Supported
Window Watchdog Timer A (WDTA)
2 units
PWM Generators with Diagnostic
1 unit (12-bit resolution, 24 PWM generators, 12 with diagnostic capability)
Communication interface
Communication interface
Clocked Serial Interface G (CSIG)
4 channels
Queued Clocked Serial Interface H (CSIH)
2 channels
CAN Interface (RS-CAN)
3 channels (total 192 message buffers)
CAN Interface (RSCANFD)
3 channels (total 192 message buffers) : Only available for R7F701428, R7F701430, R7F701431, R7F701432
LIN / UART Interface (RLIN3)
4 channels
I2C Interface (RIIC)
2 channels
Ethernet AVB MAC (ETNB)
1 channel (Media Access Controller for up to 100 Mbps, with Audio Video Bridging)
Media Local Bus (MLBB)
-
1 channel (50 Mbps)
External interrupts
Maskable
11
Non-maskable (NMI)
1
Audio
Sound Generator (SG)
5 units
PCM-PWM Converter (PCMP)
1 unit
I2S Interface (SSIF)
2 units (1 channel / unit)
Video and Graphics
Video and Graphics
Video output (VO)
Channels
1 channel (1024 x 1024 pixels, 30 MHz pixel clock, RGB888,
4 layers)
2 channels (1024 x 1024 pixels, 48 MHz pixel clock, RGB888,
4 layers)
Interface
LVTTL
LVTTL for both channels, single RSDS selectable for channel 0 or 1
Pre-distortion
Warping Engine (VOWE)
Warping Engine (VOWE) for video channel 0
RLE decoding
Supported
Supported for each video channel
Sprite layer
3 x 16 sprites for 3 output layers
Timing Controller(TCON)
7 programmable signals
Video input(VI)
Channels
1 channel
1 channel
2 channels
Resolution
1024 x 1024 pixels
Pixel clock
30 MHz
60 MHz
Color formats
RGB666, ITU656
RGB888, ITU656
Interface
LVTTL
LVTTL for both channels, single MIPI CSI-2 for channel 0
Graphics Processing Unit
2D Graphics Processing Unit (GPU2D), 80 MHz operation clock
2D Graphics Processing Unit (GPU2D), 240 MHz operation clock
JPEG Unit (JCUA)
Supported
Video output data control
Video output data control
Video Output Checker (VOCA) 2 CRC checker (DISCOM)
Video Output Checker (VOCA) 2 CRC checker (DISCOM) for each video channel
Other functions
LCD Bus Interface (LCBI)
18 bit output, max. 10 MHz
-
Clock Monitors (CLMA)
For Main oscillator, Low speed internal oscillator, High speed internal oscillator, PLL0, PLL1, Video Input pixel clocks
Data CRC (DCRA)
Supported
Power-On-Clear (POC)
Supported
Intelligent Stepper Motor Driver (ISM), incl. zero point detection for each channel
1 unit,
6 channels
1 unit,
4 channels
1 unit,
6 channels
Error Correction Coding (ECC)
For Code Flash, Data Flash, Local RAM, Retention RAM, Video RAM, RS-CAN RAM, Caches tag / data RAMs
Intelligent Cryptographic Unit (ICU-S2)
Supported
On-Chip Debug (OCD)
Supported
Boundary Scan
Supported
Voltage supply
Internal logic
Always-On-Area
3.3 V, 5 V via on-chip voltage regulator
Isolated-Area
3.3 V, 5 V via on-chip voltage regulator
1.25 V
I/O buffers
GPIO
3.3 V, 5 V
SDR-SDRAM
-
3.3 V
-
DDR2-SDRAM
-
1.8 V
A/D Converter supplies
Nominal 3.3 V, 5 V
Package
HLQFP24 x 24
(0.5 mm)
BGA 21 x 21
(1.0 mm)
BGA 23 x 23
(1.0 mm)
BGA 27 x 27
(1.0 mm)
RH850/D1L Key Features:
144-pin
R7F701401
R7F701421
144-pin
R7F701402
R7F701422
176-pin
R7F701403
R7F701423
CPU
CPU System
RH850G3M
CPU Frequency
120 MHz
Memory Protection Unit (MPU)
Supported
Floating Point Unit (FPU)
Supported
Memory caches
Instruction cache
8 KB / 4-way associative
Non-CPU system memories
-
16 KB / 4-way associative
Memory
Code Flash
2 MB
4 MB
Data Flash
64 KB
Local RAM
256 KB
512 KB
Retention RAM
16 KB
Video RAM with Video RAM wrapper
-
144 KB
External memory interfaces
Serial Flash Memory Interface
Bus width
4-bit
8-bit
Mode
SDR
SDR, DDR
Max. clock
40 MHz
SDR : 120 MHz, DDR : 80 MHz
DMA
16 channels
Operating clock
Main Oscillator
8 to 16 MHz
Low Speed Internal Oscillator
Typ. 240 kHz
High Speed Internal Oscillator
Typ. 8 MHz
Sub Oscillator
Typ. 32.768 kHz
Spread-spectrum PLL0
Max. 480 MHz
PLL1
Fixed to 480 MHz
I/O port
103
126
A/D converter
16 channels, 12-bit resolution
Timer
Timer
16-bit Timer Array Unit B (TAUB)
3 units (16 channels / unit)
32-bit Timer Array Unit J (TAUJ)
1 unit (4 channels / unit)
Timer for Operating System (OSTM)
2 units (32-bit resolution, 1 channel / unit)
32-bit Always-On-Area Timer (AWOT)
1 unit (1 channel / unit)
Real Time Clock (RTCA)
Supported
Window Watchdog Timer A (WDTA)
2 units
PWM Generators with Diagnostic
1 unit (12-bit resolution, 24 PWM generators, 12 with diagnostic capability)
Communication interface
Clocked Serial Interface G (CSIG)
4 channels
Queued Clocked Serial Interface H (CSIH)
2 channels
CAN Interface (RS-CAN)
3 channels (total 192 message buffers)
: Only for R7F701401, R7F701402, R7F701403
CAN Interface (RSCANFD)
3 channels (total 192 message buffers)
: Only for R7F701421, R7F701422, R7F701423
LIN/UART Interface (RLIN3)
4 channels
I2C Interface (RIIC)
2 channels
External Interrupt
Maskable
11
Non-maskable (NMI)
1
Audio
Sound Generator (SG)
5 units
PCM-PWM Converter (PCMP)
1 unit
I2S Interface (SSIF)
2 units (1 channel / unit)
Video and Graphics
Video output
Channels
-
1 channel (480 x 320 pixels, 10 MHz pixel clock, RGB666, 4 layers)
Interface
-
LVTTL
RLE decoding
-
Supported
Sprite layer
-
3 x 16 sprites for 3 output layers
Timing Controller (TCON)
-
3 programmable signals
7 programmable signals
Other functions
Other functions
LCD Bus Interface (LCBI)
18-bit output, max. 10 MHz
Clock Monitors (CLMA)
For Main oscillator, Low speed internal oscillator, High speed internal oscillator, PLL0, PLL1
Data CRC (DCRA)
Supported
Power-On-Clear (POC)
Supported
Intelligent Stepper Motor Driver (ISM), incl. zero point detection for each channel
1 unit, 6 channels
Error Collection Coding (ECC)
For Code Flash, Data Flash, Local RAM, Retention RAM, Video RAM, RS-CAN RAM, Caches tag/data RAMs
Intelligent Cryptographic Unit (ICU-S2)
Supported
On-Chip Debug (OCD)
Supported
Boundary Scan
Supported
Voltage supply
Internal logic
Always-On-Area
3.3 V, 5 V via on-chip voltage regulator
Isolated-Area
3.3 V, 5 V via on-chip voltage regulator
I/O buffers
GPIO
3.3 V, 5 V
A/D Converter supplies
Nominal 3.3 V, 5 V
Package
LQFP 20 x 20
(0.5 mm)
LQFP 24 x 24
(0.5 mm)
LQFP 24 x 24
(0.5 mm)
(Remarks)All other registered trademarks or trademarks are the property of their respective owners.
3

您需要登錄後才可以回帖 登錄 | 註冊

本版積分規則

手機版|聯絡站長|重灌狂人|狂人論壇

GMT+8, 2020-10-23 19:03

Powered by Discuz! X3.4

© 2001-2017 Comsenz Inc.

快速回復 返回頂部 返回列表